


TRANSMITTAL OF FORMAL DRAWINGS

Docket No.
BUR9-1999-0235-US1

4700
#5
mef
3/20/01

In Re Application Of: D. Hathaway



Serial No.
09/617,908

Filing Date
7/14/00

Batch No.

Examiner

Art Unit

Invention: METHOD AND APPARATUS FOR MAKING INTEGRATED CIRCUITS HAVING GATED CLOCK TREES

Address to
Assistant Commissioner for Patents
Washington, D.C. 20231

RECEIVED
JAN 30 2001
OFFICE OF PETITIONS

Transmitted herewith are:

29 sheets of formal drawing(s) for this application.

Each sheet of drawing indicates the identifying indicia suggested in 37 CFR Section 1.84(c) on the reverse side of the drawing.

20250103

Mark R. Ferran
Signature

Mark R. Ferran
Reg. No. 46,695
Schmeiser, Olsen & Watts
3 Lear Jet Lane, Suite 201
Latham, NY 12110
(518) 220-1850

Dated: 12/7/00

I certify that this document and attached formal drawings are being deposited on 12/7/00 with the U.S. Postal Service as first class mail under 37 C.F.R. 1.8 and addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Kim Dwileski
Signature of Person Mailing Correspondence

Kim Dwileski

Typed or Printed Name of Person Mailing Correspondence

FIG. 13 is a block diagram of a system 1301. The system 1301 includes a clock source 1203, a first gate 1303, and a second gate 1305. The clock source 1203 is connected to the first gate 1303 and the second gate 1305. The first gate 1303 is connected to a first set of nodes 1207, and the second gate 1305 is connected to a second set of nodes 1209. The first set of nodes 1207 includes nodes A1, A2, A3, A4, and A5. The second set of nodes 1209 includes nodes B1, B2, B3, B4, and B5. The first set of nodes 1207 and the second set of nodes 1209 are connected to each other.




FIG. 13

FIG. 14




FIG. 14




FIG. 15




FIG. 4




FIG. 5

ClockGate Analysis

603 { Calculated number of clockgates: 3
57 Vectors analyzed
Writing activity file clock_groups.aet

605 {

<u>ClockGate Report</u>			
Clock	Activity	%Latches	Usefulness ((1-activity) * (%Latches*100))
CLKG_A	0.316	0.40	27.4
CLKG_B	0.316	0.50	34.2
CLKG_C	0.947	0.10	0.5

Useless CLOCKGATES as defined by threshold: 5

Signal CLKG_C has a usefulness metric of 0.5

Writing Correlation File clock_groups.cor

Correlated CLOCKGATE Groups at threshold: 0.9

GROUP 1 Correlation=

CLKG_A : activity 0.316

CLKG_B : activity 0.316

CLOCK_GROUPS.COR file

Signal Correlation Report

607 {

	C	C	C
	L	L	L
	K	K	K
	G	G	G
	\bar{A}	\bar{B}	\bar{C}
CLKG_A	1.00	0.95	0.37
CLKG_B	0.95	1.00	0.37
CLKG_C	0.37	0.37	1.00

609 }

FIG. 6




FIG. 7



FIG. 8a

FIG. 8b




FIG. 9 is a block diagram of a clock distribution system 901, in accordance with an embodiment of the present invention. The system 901 includes a clock source 813, a first gate 903, a second gate 905, a third gate 815, a fourth gate 817, a first multiplexer 803, a second multiplexer 805, and a third multiplexer 807. The clock source 813 is connected to the first gate 903 and the second gate 905. The first gate 903 is connected to the second gate 905. The second gate 905 is connected to the third gate 815 and the fourth gate 817. The third gate 815 is connected to the first multiplexer 803. The fourth gate 817 is connected to the second multiplexer 805. The first multiplexer 803 is connected to the second multiplexer 805. The second multiplexer 805 is connected to the third multiplexer 807. The third multiplexer 807 is connected to the clock source 813.




FIG. 9




FIG. 10




FIG. 11




FIG. 3b




FIG. 3c




FIG. 3d




FIG. 1a




FIG. 1b




FIG. 1c




FIG. 2a-i




FIG. 2a-ii

FIG. 2b




FIG. 2b

201 →

FIG. 2c




FIG. 2c




FIG. 2d




FIG. 2e

FIG. 12




FIG. 12




FIG. 3e




FIG. 3f




FIG. 3g




FIG. 3h




FIG. 3i




FIG. 2f




FIG. 2g




FIG. 3a